

# CY62146EV30 MoBL<sup>®</sup> 4-Mbit (256 K × 16) Static RAM

#### Features

- Very high speed: 45 ns
- Temperature ranges □ Industrial: -40 °C to +85 °C □ Automotive-A: -40 °C to +85 °C
- Wide voltage range: 2.20 V to 3.60 V
- Pin compatible with CY62146DV30
- Ultra low standby power
   Typical standby current: 1 μA
   Maximum standby current: 7 μA
- Ultra low active power
   Typical active current: 2 mA at f = 1 MHz
- Easy memory expansion with CE and OE features
- Automatic power down when deselected
- Complementary metal oxide semiconductor (CMOS) for optimum speed and power
- Available in a Pb-free 48-ball very fine ball grid array (VFBGA) and 44-pin TSOP II Packages

#### **Functional Description**


The CY62146EV30 is a high performance CMOS static RAM organized as 256K words by 16 bits. This device features an

advanced circuit design designed to provide an ultra low active current. Ultra low active current is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption by 80 percent when addresses are not toggling. The device can also be put into standby mode reducing power consumption by more than 99 percent when deselected (CE HIGH). The input and output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high impedance state when the device is deselected (CE HIGH), outputs are disabled (OE HIGH), both Byte High Enable and Byte Low Enable are disabled (BHE, BLE HIGH), or a write operation is in progress (CE LOW and WE LOW).

To write to the device, take Chip Enable  $\overline{(CE)}$  and Write Enable  $\overline{(WE)}$  input LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>). If Byte High Enable (BHE) is LOW, then data from the I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>17</sub>).

To read from the device, take Chip Enable ( $\overline{\text{CE}}$ ) and Output Enable ( $\overline{\text{OE}}$ ) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins appears on I/O<sub>0</sub> to I/O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory appears on I/O<sub>8</sub> to I/O<sub>15</sub>. See the Truth Table on page 11 for a complete description of read and write modes.

#### Logic Block Diagram





# CY62146EV30 MoBL<sup>®</sup>

# Contents

Pin Configurations	
Product Portfolio	
Maximum Ratings	4
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	12
Package Diagrams	13
Acronyms	15
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	18
Worldwide Sales and Design Support	18
Products	18
PSoC® Solutions	18
Cypress Developer Community	18
Technical Support	



#### **Pin Configurations**

Figure 1. 48-ball VFBGA pinout <sup>[1, 2]</sup>




Figure 2. 44-pin TSOP II pinout <sup>[1]</sup>

A <sub>4</sub> _	°1	44		A <sub>5</sub>
A3 🗆	2	43		A <sub>6</sub>
$A_2 \square$	3	42		A <sub>7</sub>
	4	41		OE
A <sub>0</sub>	5	40		BHE
CE	6	39		BLE
1/O <sub>0</sub>	7	38	F.	I/O <sub>15</sub>
I/O <sub>1</sub> □	8	37	6	I/O <sub>14</sub>
I/O <sub>2</sub> □	9	36	F	I/O <sub>13</sub>
I/O <sub>3</sub> □	10	35	F	I/O <sub>12</sub>
V <sub>CC</sub>	11	34	F	V <sub>SS</sub>
V <sub>SS</sub> □	12	33	F	V <sub>CC</sub>
I/O <sub>4</sub>	13	32	F	1/O <sub>11</sub>
1/0 <sub>5</sub>	14	31	F	I/O <sub>10</sub>
I/O <sub>6</sub> □	15	30	F	I/O <sub>9</sub>
1/0 <sub>7</sub>	16	29	F	I/O <sub>8</sub>
WE	17	28	F	NC
A <sub>17</sub>	18	27	F	A <sub>8</sub>
A <sub>16</sub>	19	26	F	A <sub>9</sub>
A <sub>15</sub>	20	25	5	A <sub>10</sub>
A <sub>14</sub> [	21	24		A <sub>11</sub>
A <sub>13</sub>	22	23		A <sub>12</sub>
		-	1 -	12

#### **Product Portfolio**

							Power Dissipation					
Product Range		V <sub>CC</sub> Range (V)		Speed	Operating I <sub>CC</sub> (mA)			1	Standby I (uA)			
Product	Range				(ns)	f = 1 MHz f = f <sub>max</sub>		max	- Standby I <sub>SB2</sub> (μΑ			
		Min	Тур <sup>[3]</sup>	Мах		<b>Typ</b> <sup>[3]</sup>	Max	Тур <sup>[3]</sup>	Max	<b>Typ</b> <sup>[3]</sup>	Max	
CY62146EV30LL	Industrial / Automotive-A	2.2	3.0	3.6	45	2	2.5	15	20	1	7	

#### Notes

- NC pins are not connected on the die.
   Pins H1, G2, and H6 in the BGA package are address expansion pins for 8 Mb, 16 Mb and 32 Mb, respectively.
   Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



### **Maximum Ratings**

Exceeding the maximum ratings may impair the useful life of the device. These user guidelines are not tested.

Storage temperature65 °C to + 150 °C
Ambient temperature with power applied55 °C to + 125 °C
Supply voltage to ground potential0.3 V to + 3.9 V (V <sub>CCmax</sub> + 0.3 V)
DC voltage applied to outputs in High-Z state $^{[4,\ 5]}$ 0.3 V to 3.9 V (V $_{CCmax}$ + 0.3 V)

DC input voltage $^{[4, 5]}$ 0.3 V to 3.9 V (V <sub>CC max</sub> + 0.3 V	/)
Output current into outputs (LOW) 20 m	А
Static Discharge Voltage (per MIL-STD-883, Method 3015)>2001	v
Latch-up Current>200 m	А

# **Operating Range**

Device	Range	Ambient Temperature	<b>V<sub>CC</sub></b> <sup>[6]</sup>
CY62146EV30	Industrial / Automotive-A	–40 °C to +85 °C	2.2 V to 3.6 V

#### **Electrical Characteristics**

Over the Operating Range

Devenueter	Description	Test Canditions	45	45 ns (Ind'l/Auto-A)		
Parameter	Description	Test Conditions	Min	<b>Typ</b> <sup>[7]</sup>	Max	Unit
V <sub>OH</sub>	Output high voltage	I <sub>OH</sub> = -0.1 mA	2.0	-	-	V
		$I_{OH}$ = -1.0 mA, $V_{CC} \ge 2.70 \text{ V}$	2.4	-	-	V
V <sub>OL</sub>	Output low voltage	I <sub>OL</sub> = 0.1 mA	-	-	0.4	V
		$I_{OL}$ = 2.1 mA, $V_{CC} \ge$ 2.70 V	-	-	0.4	V
V <sub>IH</sub>	Input high voltage	V <sub>CC</sub> = 2.2 V to 2.7 V	1.8	-	V <sub>CC</sub> + 0.3	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	2.2	-	V <sub>CC</sub> + 0.3	V
V <sub>IL</sub>	Input LOW Voltage	V <sub>CC</sub> = 2.2 V to 2.7 V	-0.3	-	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V	-0.3	-	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \leq V_I \leq V_{CC}$	-1	-	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CC}$ , Output disabled	-1	-	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{max} = 1/t_{RC}$ $V_{CC} = V_{CC(max)}$		15	20	mA
			-	2	2.5	
I <sub>SB1</sub>	Automatic CE power down current – CMOS inputs	$\label{eq:constraint} \begin{array}{ c c c c c } \hline \overline{CE} > V_{CC} - 0.2 \ V, \\ V_{IN} > V_{CC} - 0.2 \ V \ or \ V_{IN} < 0.2 \ V, \\ f = f_{max} \ (Address \ and \ data \ only), \\ \hline f = 0 \ (\overline{OE}, \ \overline{BHE}, \ \overline{BLE} \ and \ \overline{WE}), \\ V_{CC} = 3.60 \ V \end{array}$	-	1	7	μA
I <sub>SB2</sub> <sup>[8]</sup>	Automatic CE power down current – CMOS inputs	$\frac{\overline{CE} \ge V_{CC} - 0.2 \text{ V},}{V_{IN} \ge V_{CC} - 0.2 \text{ V or } V_{IN} \le 0.2 \text{ V},} \\ f = 0, V_{CC} = 3.60 \text{ V}$	-	1	7	μA

#### Notes

- 4. V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
   5. V<sub>IH(max)</sub> = V<sub>CC</sub> + 0.75 V for pulse durations less than 20 ns.
   6. Full device AC operation assumes a minimum of 100 μs ramp time from 0 to V<sub>cc</sub>(min) and 200 μs wait time after V<sub>cc</sub> stabilization.
   7. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
- 8. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the I<sub>SB1</sub> / I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



## Capacitance


Parameter <sup>[9]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

#### **Thermal Resistance**

Parameter <sup>[9]</sup>	Description	Test Conditions	VFBGA	TSOP II	Unit
$\Theta_{JA}$		Still air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	75	77	°C/W
$\Theta_{JC}$	Thermal resistance (junction to case)		10	13	°C/W

## AC Test Loads and Waveforms





		11 I H	
Output	•	<u> </u>	• ∨

Parameters	2.50 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V



#### **Data Retention Characteristics**

#### Over the Operating Range

Parameter	Description	Conditions		Min	<b>Typ</b> <sup>[10]</sup>	Max	Unit
V <sub>DR</sub>	$V_{CC}$ for data retention			1.5	-	-	V
I <sub>CCDR</sub> <sup>[11]</sup>	Data retention current	$V_{CC} = 1.5 \text{ V},$ $\overline{CE} \ge V_{CC} - 0.2 \text{ V},$ $V_{IN} \ge V_{CC} - 0.2 \text{ V or}$ $V_{IN} \le 0.2 \text{ V}$	Industrial / Automotive-A	-	0.8	7	μA
t <sub>CDR</sub> <sup>[12]</sup>	Chip deselect to data retention time	_		0	-	-	ns
t <sub>R</sub> <sup>[13]</sup>	Operation recovery time	-		45	_	-	ns

#### **Data Retention Waveform**





#### Notes

10. Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C. 11. Chip enable (CE) and byte enables (BHE and BLE) need to be tied to CMOS levels to meet the  $I_{SB1}/I_{SB2}/I_{CCDR}$  spec. Other inputs can be left floating. 12. Tested initially and after any design or process changes that may affect these parameters. 13. Full device operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100 \ \mu s$ .



#### Switching Characteristics

Over the Operating Range

Parameter <sup>[14, 15]</sup>	Description	(Indu	45 ns (Industrial / Automotive-A)		
		Min	Мах		
Read Cycle					
t <sub>RC</sub>	Read cycle time	45	-	ns	
t <sub>AA</sub>	Address to data valid	_	45	ns	
t <sub>OHA</sub>	Data hold from address change	10	-	ns	
t <sub>ACE</sub>	CE LOW to data valid	_	45	ns	
t <sub>DOE</sub>	OE LOW to data valid	-	22	ns	
t <sub>LZOE</sub>	OE LOW to Low-Z <sup>[16]</sup>	5	-	ns	
t <sub>HZOE</sub>	OE HIGH to High-Z <sup>[16, 17]</sup>	-	18	ns	
t <sub>LZCE</sub>	CE LOW to Low-Z <sup>[16]</sup>	10	-	ns	
t <sub>HZCE</sub>	CE HIGH to High-Z <sup>[16, 17]</sup>	-	18	ns	
t <sub>PU</sub>	CE LOW to power up	0	-	ns	
t <sub>PD</sub>	CE HIGH to power down	-	45	ns	
t <sub>DBE</sub>	BLE / BHE LOW to data valid	-	22	ns	
t <sub>LZBE</sub>	BLE / BHE LOW to Low-Z <sup>[16]</sup>	5	-	ns	
t <sub>HZBE</sub>	BLE / BHE HIGH to High-Z <sup>[16, 17]</sup>	-	18	ns	
Write Cycle [18, 19	]				
t <sub>WC</sub>	Write cycle time	45	-	ns	
t <sub>SCE</sub>	CE LOW to write end	35	-	ns	
t <sub>AW</sub>	Address setup to write end	35	-	ns	
t <sub>HA</sub>	Address hold from write end	0	-	ns	
t <sub>SA</sub>	Address setup to write start	0	-	ns	
t <sub>PWE</sub>	WE pulse width	35	-	ns	
t <sub>BW</sub>	BLE / BHE LOW to write end	35	_	ns	
t <sub>SD</sub>	Data setup to write end	25	-	ns	
t <sub>HD</sub>	Data hold from write end 0				
t <sub>HZWE</sub>	WE LOW to High-Z <sup>[16, 17]</sup>	_	18	ns	
t <sub>LZWE</sub>	WE HIGH to Low-Z <sup>[16]</sup>	10	-	ns	

Notes


16. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZBE</sub>, t<sub>HZDE</sub> is less than t<sub>LZDE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device


17. t<sub>HZDE</sub>, t<sub>HZEE</sub>, t<sub>HZEE</sub>,


 <sup>14.</sup> Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns (1 V/ns) or less, timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in the Figure 3 on page 5.
 15. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the byte enable and/or chip enable signals as described in the Application Notes AN13842 and AN66311. However, the issue has been fixed and in production now, and hence, these Application Notes are no longer applicable. They are available for download on our website as they contain information on the date code of the parts, beyond which the fix has been in production.
 16. Atoms from structure and write a subject to the structure of the



**Switching Waveforms** 








#### Notes

- 20. The device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ . 21.  $\overline{WE}$  is HIGH for read cycle.
- 22. Address valid before or similar to  $\overline{CE}$  and  $\overline{BHE}$ ,  $\overline{BLE}$  transition LOW.



#### Switching Waveforms (continued)



# Figure 7. Write Cycle No. 1 (WE Controlled) <sup>[23, 24, 25]</sup>

#### Notes

- 23. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{BHE}$  and/or  $\overline{BLE} = V_{IL}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing must be referenced to the edge of the signal that terminates the write. 24. Data I/O is high impedance if  $\overline{OE} = V_{IH}$ . 25. If  $\overline{CE}$  goes HIGH simultaneously with  $WE = V_{IH}$ , the output remains in a high impedance state.

t<sub>HZOE</sub> →

26. During this period, the I/Os are in output state and input signals must not be applied.

-



#### Switching Waveforms (continued)





Figure 9. Write Cycle No. 3 (WE Controlled,  $\overline{\text{OE}}$  LOW) [27, 28]

Figure 10. Write Cycle No. 4 (BHE/BLE Controlled, OE LOW) [27]



- Notes\_\_\_\_\_\_\_
  27. If CE goes HIGH simultaneously with WE = V<sub>IH</sub>, the output remains in a high impedance state.
  28. The minimum write pulse width for Write Cycle No. 3 (WE controlled, OE LOW) should be sum of t<sub>HZWE</sub> and t<sub>SD</sub>.
  29. During this period, the I/Os are in output state and input signals must not be applied.





#### **Truth Table**

<b>CE</b> [30]	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High-Z	Deselect/power-down	Standby (I <sub>SB</sub> )
L	Х	Х	Н	Н	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	L	L	L	Data out (I/O <sub>0</sub> –I/O <sub>15</sub> )	Read	Active (I <sub>CC</sub> )
L	Н	L	Н	L	Data out (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	L	L	Н	Data out (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z	Read	Active (I <sub>CC</sub> )
L	Н	Н	L	L	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	Н	L	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	Н	Н	L	Н	High-Z	Output disabled	Active (I <sub>CC</sub> )
L	L	Х	L	L	Data in (I/O <sub>0</sub> –I/O <sub>15</sub> )	Write	Active (I <sub>CC</sub> )
L	L	Х	Н	L	Data in (I/O <sub>0</sub> –I/O <sub>7</sub> ); I/O <sub>8</sub> –I/O <sub>15</sub> in High-Z	Write	Active (I <sub>CC</sub> )
L	L	Х	L	Н	Data in (I/O <sub>8</sub> –I/O <sub>15</sub> ); I/O <sub>0</sub> –I/O <sub>7</sub> in High-Z	Write	Active (I <sub>CC</sub> )




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62146EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial
	CY62146EV30LL-45ZSXI	51-85087	44-pin TSOP II (Pb-free)	
	CY62146EV30LL-45ZSXA	51-85087	44-pin TSOP II (Pb-free)	Automotive-A

Please contact your local Cypress sales representative for availability of other parts


#### **Ordering Code Definitions**






#### **Package Diagrams**

Figure 11. 48-ball VFBGA (6 × 8 × 1.0 mm) BV48/BZ48 Package Outline, 51-85150





NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H



#### Package Diagrams (continued)




Figure 12. 44-pin TSOP Z44-II Package Outline, 51-85087

51-85087 \*E





# Acronyms

Acronym	Description				
BHE	Byte High Enable				
BLE	Byte Low Enable				
CMOS	Complementary Metal Oxide Semiconductor				
CE	Chip Enable				
I/O	Input/Output				
OE	Output Enable				
SRAM	Static Random Access Memory				
TSOP	Thin Small Outline Package				
VFBGA	Very Fine-Pitch Ball Gird Array				
WE	Write Enable				

#### **Document Conventions**

#### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μA	microampere			
mA	milliampere			
ns	nanosecond			
Ω	ohm			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change
**	223225	AJU	See ECN	New data sheet.
*A	247373	SYT	See ECN	Changed status from Advance Information to Preliminary. Moved Product Portfolio to Page 2 Changed V <sub>CC</sub> stabilization time in footnote #8 from 100 $\mu$ s to 200 $\mu$ s Removed Footnote #14(t <sub>LZBE</sub> ) from Previous revision Changed I <sub>CCDR</sub> from 2.0 $\mu$ A to 2.5 $\mu$ A Changed typo in Data Retention Characteristics (t <sub>R</sub> ) from 100 $\mu$ s to t <sub>RC</sub> ns Changed t <sub>OHA</sub> from 6 ns to 10 ns for both 35 ns and 45 ns Speed Bin Changed t <sub>HZDE</sub> , t <sub>HZBE</sub> , t <sub>HZWE</sub> from 12 to 15 ns for 35 ns Speed Bin and 15 to 18 ns for 45 ns Speed Bin Changed t <sub>SCE</sub> and t <sub>BW</sub> from 25 to 30 ns for 35 ns Speed Bin and 40 to 35 ns for 45 ns Speed Bin Changed t <sub>HZCE</sub> from 12 to 18 ns for 35 ns Speed Bin and 15 to 22 ns for 45 n Speed Bin Changed t <sub>SD</sub> from 15 to 18 ns for 35 ns Speed Bin and 20 to 22 ns for 45 ns Speed Bin Changed t <sub>DOE</sub> from 15 to 18 ns for 35 ns Speed Bin Changed t <sub>DDE</sub> from 15 to 18 ns for 35 ns Speed Bin Changed t <sub>DBE</sub> from 15 to 18 ns for 35 ns Speed Bin Changed t <sub>DBE</sub> from 15 to 18 ns for 35 ns Speed Bin
*B	414807	ZSD	See ECN	Changed from Preliminary information to Final Changed the address of Cypress Semiconductor Corporation on Page #1 fror "3901 North First Street" to "198 Champion Court" Removed 35ns Speed Bin Removed "L" version of CY62146EV30 Changed ball E3 from DNU to NC Removed the redundant foot note on DNU. Changed I <sub>CC</sub> (Max) value from 2 mA to 2.5 mA and I <sub>CC</sub> (Typ) value from 1.5 m/ to 2 mA at f=1 MHz Changed I <sub>CC</sub> (Typ) value from 12 mA to 15 mA at f = f <sub>max</sub> Changed I <sub>SB1</sub> and I <sub>SB2</sub> Typ values from 0.7 $\mu$ A to 1 $\mu$ A and Max values from 2.5 $\mu$ A to 7 $\mu$ A. Changed the AC test load capacitance from 50pF to 30pF on Page# 4 Changed t <sub>LZCE</sub> from 2.5 $\mu$ A to 7 $\mu$ A. Added I <sub>CCDR</sub> typical value. Changed t <sub>LZCE</sub> from 3 ns to 5 ns Changed t <sub>LZCE</sub> from 6 ns to 10 ns Changed t <sub>LZCE</sub> from 22 ns to 18 ns Changed t <sub>LZCE</sub> from 30 ns to 35 ns. Changed t <sub>LZCE</sub> from 32 ns to 25 ns. Updated the package diagram 48-ball VFBGA from *B to *D Updated the ordering information table and replaced the Package Name column with Package Diagram.
*C	925501	VKN	See ECN	Added footnote #8 related to I <sub>SB2</sub> and I <sub>CCDR</sub> Added footnote #12 related AC timing parameters
*D	2678796	VKN / PYRS	03/25/2009	Added Automotive-A information
*E	2944332	VKN	06/04/2010	Added Contents Removed byte enable from footnote #2 in Electrical Characteristics Added footnote related to chip enable in Truth Table Updated Package Diagrams Updated links in Sales, Solutions, and Legal Information



# Document History Page (continued)

Documer Documer	Document Title: CY62146EV30 MoBL <sup>®</sup> , 4-Mbit (256 K × 16) Static RAM Document Number: 38-05567					
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change		
*F	3109050	PRAS	12/13/2010	Changed Table Footnotes to Footnotes. Added Ordering Code Definitions.		
*G	3302915	RAME	07/14/2011	Removed the references of AN1064 SRAM system guidelines from the datasheet. Updated all the notes. Ordering Code Definition updated. Added Units of Measure table. Updated as per template.		
*H	3961126	TAVA	04/10/2013	Updated Package Diagrams: spec 51-85150 – Changed revision from *F to *H. spec 51-85087 – Changed revision from *C to *E. Completing Sunset Review.		
*	4101995	VINI	08/22/2013	Updated Switching Characteristics: Updated Note 15. Updated in new template.		
*ل	4348752	MEMJ	04/16/2014	Updated Switching Characteristics: Ad <u>ded</u> Note 19 an <u>d re</u> ferred the same note in "Write Cycle" (for t <sub>PWE</sub> parameter in WE controlled, OE LOW Write cycle). Updated Switching Waveforms: <u>Added Note 28 and referred the same note in Figure 9</u> (for t <sub>PWE</sub> parameter in WE controlled, OE LOW Write cycle).		
				Completing Sunset Review.		



#### Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

Products	
Automotive	cypress.com/go/automotive
Clocks & Buffers	cypress.com/go/clocks
Interface	cypress.com/go/interface
Lighting & Power Control	cypress.com/go/powerpsoc
	cypress.com/go/plc
Memory	cypress.com/go/memory
PSoC	cypress.com/go/psoc
Touch Sensing	cypress.com/go/touch
USB Controllers	cypress.com/go/USB
Wireless/RF	cypress.com/go/wireless

#### **PSoC<sup>®</sup> Solutions**

psoc.cypress.com/solutions PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP

Cypress Developer Community Community | Forums | Blogs | Video | Training

Technical Support cypress.com/go/support

© Cypress Semiconductor Corporation, 2004-2014. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, compilation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document Number: 38-05567 Rev. \*J

#### Revised April 16, 2014

Page 18 of 18

MoBL is a registered trademark, and More Battery Life is a trademark of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders